

### FEATURES:

- High Power Density Power Module
- 5A Maximum Load
- Input Voltage Range from 9.0V to 40.0V
- Output Voltage Range from 1.0V to 5.0V
- Excellent Thermal Performance
- 94% Peak Efficiency
- Enable Function
- Protections (OCP, SCP, OTP, Non-latching)
- Internal Soft Start with Pre-bias Output Start-Up
- Compact Size: 15mm\*15mm\*7.4mm(Max.)
- Low Profile and Compact Size
- Pb-free Available (RoHS compliant)
- MSL 3, 245 °C Reflow

### APPLICATIONS:

- General Buck DC/DC Conversion
- Distributed Power Supply
- Server/Desktop Power Supplies

### GENERAL DESCRIPTION:

The MPX24AD05-TU is a high frequency, high power density and complete DC/DC power module. The PWM controller, power MOSFETs and most of support components are integrated into one hybrid package.

The features of MPX24AD05-TU include voltage mode control with high phase margin compensation, internal soft-start, OCP and pre-biased output start-up capability. Besides, MPX24AD05-TU is an easy-to-use POL module, only input capacitors and output capacitors are needed to operate in all kinds of applications.

The compact size enables utilization of space for highly density point of load to save the space and area. The thermal pad can enhance heat transferring capability. It is suitable for automated assembly by standard surface mount equipment and is Pb-free and RoHS-compliance.

### TYPICAL APPLICATION CIRCUIT & PACKAGE SIZE:




FIGURE.1 Typical Application Circuit





FIGURE.2 High Density Power Module

Vout	1.0V	1.2V	1.5V	1.8V	2.5V	3.3V	5V
RFB (Ohm)	232k	140k	86.6k	63.4k	38.3k	26.7k	16.2k

**PIN CONFIGURATION:**
**Top View**

**PIN DESCRIPTION:**

Symbol	Pin No.	Description
PGND	1, 2, 3, 4, 8	Power ground pin for signal, input, and output return path. This pin needs to be connected to one or more ground plane directly.
N.C.	5,6,7	No connect
VIN (TPD 9)	9	Power input pin. It needs to be connected to input rail. It also needs to be connected to thermal dissipation layer by vias connection. Place the input ceramic type capacitor as closely as possible to this pin.
PHASE (TPD 10)	10	Phase node pin. Combined node of high-side MOSFETs, low-side MOSFETs, and output inductor. It needs to be connected to thermal dissipation layer by vias connection. If voltage spike stress and EMI are considered, a snubber circuit can be placed as near as possible to this pin so to absorb the spike and ringing.

**PIN DESCRIPTION:(Cont.)**

Symbol	Pin No.	Description
PGND (TPD 11)	11	Power ground pin and needs to be connected to PGND pins (1, 2, 3, 4, and 8), all are to be connected to one or more ground plane directly. This pin needs to be connected to thermal dissipation layer by vias connection. Place both the input and output ceramic type capacitors as closely as possible to this pin. If voltage spike stress and EMI are considered, the snubber circuit can be placed as near as possible to this pin so to absorb the spike and ringing.
VOUT (TPD 12)	12	Power output pin. It needs to be connected to output rail. It also needs to be connected to thermal dissipation layer by vias connection. Place the output ceramic type capacitor as closely as possible to this pin.
VOSEN	13	Output voltage sensing pin. Connect to output loading to eliminate the positive voltage loss along the trace and keep the regulation at loading. CAUTION: Do not leave this pin open.
EN	14	High level or floating enable depends on part number.
FB	15	Feedback input. Connect a resistor between this pin and ground for adjusting output voltage. Place this resistor as closely as possible to this pin and ground.

**Part Number Define:**

Part Number	Enable	Disable
MPF24AD05-TU	Floating	$V_{EN} < 0.4 \text{ V}$
MPN24AD05-TU	$3.1 \text{ V} < V_{EN} < 5.5 \text{ V}$	$V_{EN} < 0.4 \text{ V}$

**ELECTRICAL SPECIFICATIONS:**

 Conditions:  $T_a = 25\text{ }^\circ\text{C}$ , unless otherwise specified.

 $V_{in}=24\text{V}$ ,  $V_{out}=5.0\text{V}$ ,  $C_{in}=100\mu\text{F}/50\text{V}$ (Aluminum Electrolytic Capacitors),  $1\mu\text{F}/50\text{V}$  Ceramic X7R

 $C_{out}=330\mu\text{F}/\text{POS-CAP}\times 1$ ,  $100\mu\text{F}/\text{Ceramic}\times 3$ 

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>■ Input Characteristics</b>						
$I_{Q(VIN)}$	Input supply bias current	$I_{out}=0\text{A}$ $V_{in}=24\text{V}$ , $V_{out}=5.0\text{V}$	-	34	-	mA
$I_{S(VIN)}$	Input supply current	$I_{out}=5\text{A}$ $V_{in}=24\text{V}$ , $V_{out}=5.0\text{V}$	-	1.12	-	A
<b>■ Output Characteristics</b>						
$I_{OUT(DC)}$	Output continuous current range		0	-	5	A
$\Delta V_{OUT}/\Delta V_{IN}$	Line regulation accuracy	$V_{in}=9\text{V}$ to $40\text{V}$ $V_{out}=5.0\text{V}$ , $I_{out}=0\text{A}$ $V_{out} = 5.0\text{V}$ , $I_{out} = 5\text{A}$	-	0.1	-	%
$\Delta V_{OUT}/\Delta I_{OUT}$	Load regulation accuracy	$I_{out} = 0\text{A}$ to $5\text{A}$ $V_{in} = 24\text{V}$ , $V_{out} = 5.0\text{V}$	-	0.5	-	%
$V_{OUT(AC)}$	Output ripple voltage	$I_{out} = 5\text{A}$ $V_{in} = 24\text{V}$ , $V_{out} = 5.0\text{V}$	-	35	-	mVp-p
<b>■ Dynamic Characteristics</b>						
$\Delta V_{OUT-DP}$	Positive step change in output current	0% to 50% to 0% of Full Load			5	%Vo
$\Delta V_{OUT-DN}$	Negative step change in output current	0% to 50% to 0% of Full Load			5	%Vo
<b>■ Other</b>						
$F_{OSC}$	Oscillator frequency			300		kHz
$T_{(start)}$	Soft Start Time			3		mSec
OCP	Protection Output Current			9.5		A
$V_{REF}$	Reference voltage	$-40^\circ\text{C} \leq T_a \leq 85^\circ\text{C}$	0.693	0.7	0.715	V
$R_{FB-TI}$	Internal resistor between VOUT and FB pins		99	100	101	k $\Omega$
<b>■ Thermal Information</b>						
$T_c$			-		+110	$^\circ\text{C}$
$T_a$	Ambient Temperature		-40		85	$^\circ\text{C}$
$R_{th}(j_{choke-a})$	Thermal resistance from junction to ambient. (Note 1)			12		$^\circ\text{C}/\text{W}$

**NOTES:**

- $R_{th}(j_{choke-a})$  is measured with the component mounted on an effective thermal conductivity test board on 0 LFM condition. The test board size is  $80\text{mm}\times 80\text{mm}\times 1.6\text{mm}$  with 4 layers. The test condition is complied with JEDEC EIJ/JESD 51 Standards


## TYPICAL PERFORMANCE CHARACTERISTICS:

Conditions:  $T_a = 25\text{ }^\circ\text{C}$ , unless otherwise specified.


$C_{in} = 100\mu\text{F}/50\text{V}$  (Aluminum Electrolytic Capacitors),  $1\mu\text{F}/50\text{V}$  Ceramic X7R

$C_{out} = 330\mu\text{F}/\text{POS-CAP} \times 1$ ,  $100\mu\text{F}/\text{Ceramic} \times 3$


Test Board Information:  $80\text{mm} \times 80\text{mm} \times 1.6\text{mm}$ , 4 layers, 1oz.




**FIG.3 40Vin Efficiency V.S. Load Current**




**FIG.4 24Vin Efficiency V.S. Load Current**




**FIG.5 12Vin Efficiency V.S. Load Current**



**FIG.6 9Vin Efficiency V.S. Load Current**



**FIG.7 24Vin/5.0Vout Thermal De-Rating Curves**









**FIG.8 40Vin/5.0Vout Thermal De-Rating Curves**

**TYPICAL PERFORMANCE CHARACTERISTICS:**

 Conditions:  $T_a = 25\text{ }^\circ\text{C}$ , unless otherwise specified.

 $V_{in} = 24\text{V}$ ,  $C_{in} = 100\mu\text{F}/50\text{V}$  (Aluminum Electrolytic Capacitors),  $1\mu\text{F}/50\text{V}$  Ceramic X7R

 $C_{out} = 330\mu\text{F}/\text{POS-CAP} \times 1$ ,  $100\mu\text{F}/\text{Ceramic} \times 3$ 

 Test Board Information:  $80\text{mm} \times 80\text{mm} \times 1.6\text{mm}$ , 4 layers, 1oz.

**FIG.9 5.0Vout Output Ripple, at 5A Load Current**

**FIG.10 5.0Vout Transient Response, at 0A to 5A Load Current**

**FIG.11 3.3Vout Output Ripple, at 5A Load Current**

**FIG.12 3.3Vout Transient Response, at 0A to 5A Load Current**

**FIG.13 1.0Vout Output Ripple, at 5A Load Current**

**FIG.14 1.0Vout Transient Response, at 0A to 5A Load Current**



**TYPICAL PERFORMANCE CHARACTERISTICS:**

Conditions:  $T_a = 25\text{ }^\circ\text{C}$ , unless otherwise specified.

$V_{in}=24\text{V}$ ,  $C_{in}=100\mu\text{F}/50\text{V}$  (Aluminum Electrolytic Capacitors) ,  $1\mu\text{F}/50\text{V}$  Ceramic X7R

$C_{out}=330\mu\text{F}/\text{POS-CAP}\times 1$ ,  $100\mu\text{F}/\text{Ceramic}\times 3$

Test Board Information:  $80\text{mm}\times 80\text{mm}\times 1.6\text{mm}$ , 4 layers, 1oz.


**FIG.15 Enable Start-Up with Full Load**

**FIG.16 Start-Up with Pre-Bias Voltage**
**APPLICATIONS INFORMATION:**
**SAFETY CONSIDERATIONS:**

Certain applications and/or safety agencies may require fuses at the inputs of power conversion components. Fuses should also be used when there is a possibility of sustained input voltage reversal which is not current-limited. For greatest safety, we recommend a fast blow fuse installed in the input supply line. The installer must observe all relevant safety standards and regulations.

For safety agency approvals, install the converter in compliance with the end-user safety standard.

**PROGRAMMING OUTPUT VOLTAGE:**


The MPX24AD05-TU has an internal  $0.7\text{V}$  reference voltage. It only programs the dividing resistance  $R_{FB}$  which respects to FB pin and PGND. The output voltage can be calculated as shown in Equation 1.

$$V_{OUT} = 0.7 \times \left( 1 + \frac{100\text{k}}{R_{FB}} \right) \quad (\text{EQ.1})$$

**APPLICATIONS INFORMATION: (Cont.)**
**RECOMMENDATION LAYOUT GUIDE:**

In order to achieve stable, low losses, less noise or spike, and good thermal performance some layout considerations are necessary. The recommendation layout is shown as Figure 17.

1. The ground connection between pin 11 and pin 1 to 4 and 8 should be a solid ground plane under the module. It can be connected one or more ground plane by using several Vias.
2. Place high frequency ceramic capacitors between pin 9 (VIN) and pin 11 (PGND) as close to module as possible to minimize high frequency noise.
3. Keep  $R_{FB}$  connection trace to the module pin 15 (FB) short.
4. The VOSEN pin can have remote trace layout to the local point sensing for output. It can eliminate the positive voltage droop on the trace to keep local regulation well. CAUTION: Do not leave VOSEN pin open.
5. Use large copper area for power path (VIN, VOUT, and PGND) to minimize the conduction loss and enhance heat transferring. Also, use multiple Vias to connect power planes in different layer.
6. Avoid layout any sensitive signal traces near the pin 10 (PHASE).




**FIG.17 Recommendation Layout**



**Thermal Considerations:**

All of thermal testing condition is complied with JEDEC EIJ/JESD 51 Standards. Therefore, the test board size is 80mm×80mm×1.6mm with 4 layers. The case temperature of module sensing point is shown as Figure 18. Then  $R_{th(j_{choke}-a)}$  is measured with the component mounted on an effective thermal conductivity test board on 0 LFM condition. The output current ability is function of input/ output voltage and ambient temperature factor etc. The MPX24AD05-TU module is designed for using when the case temperature is below 110°C.


Sensing point(Defined case temperature)



**Figure 18. Case Temperature Sensing Point**



**REFLOW PARAMETERS:**

Lead-free soldering process is a standard of making electronic products. Many solder alloys like Sn/Ag, Sn/Ag/Cu, Sn/Ag/Bi and so on are used extensively to replace traditional Sn/Pb alloy. Here the Sn/Ag/Cu alloy (SAC) are recommended for process. In the SAC alloy series, SAC305 is a very popular solder alloy which contains 3% Ag and 0.5% Cu. It is easy to get it. Figure 19 shows an example of reflow profile diagram. Typically, the profile has three stages. During the initial stage from 70°C to 90°C, the ramp rate of temperature should be not more than 1.5°C/sec. The soak zone then occurs from 100°C to 180°C and should last for 90 to 120 seconds. Finally the temperature rises to 230°C to 245°C and cover 220°C in 30 seconds to melt the solder. It is noted that the time of peak temperature should depend on the mass of the PCB board. The reflow profile is usually supported by the solder vendor and user could switch to optimize the profile according to various solder type and various manufactures' formula.


**FIG.19 Recommendation Reflow Profile**

**PACKAGE OUTLINE DRAWING:**


Unit: mm  
 General Tolerances: ±0.2mm



**LAND PATTERN REFERENCE:**


Unit: mm

General Tolerances: ±0.2mm




**TOP VIEW**

**TYPICAL RECOMMENDED LAND PATTERN**





**TOP VIEW - 1**



**TOP VIEW - 2**

**STENCIL PATTERN WITH SQUARE PADS (STENCIL t=120 μm)**



**MARKING DRAWING:****TOP VIEW****BOTTOM VIEW****Marking note:**

1. Circle represents the position of PIN1
2. MPX24AD05-TU represents the Product Name  
X : Reference Part Number Define
3. 2HPYYMDDXX represents the Lot Number

**PACKING INFORMATION:**

Unit: mm

**Package In Tape Loading Orientation**




**Carrier Tape Dimension**

A0	$15.8 \pm 0.10$
B0	$15.8 \pm 0.10$
K0	$7.55 \pm 0.10$

**PACKING INFORMATION: (Cont.)**

Unit: mm

**Reel Dimension**




$W1=24.8 +0.6/-0.4$

$W2=30.2 (MAX.)$

**Peel Strength of Top Cover Tape**

The peel speed shall be about 300mm/min.

The peel force of top cover tape shall between 0.1N to 1.3N



**REVERSION HISTORY:**

<b>Date</b>	<b>Revision</b>	<b>Changes</b>
2014.10.02	00	Release the preliminary specification.
2014.10.06	01	Add thermal De-rating Curves
2014.10.14	02	<ol style="list-style-type: none"> <li>Add Reflow Profile</li> <li>Parted 2 part numbers depend on En control method</li> </ol>
2014.11.11	03	Add Marking drawing and packing.
2014.12.05	04	<ol style="list-style-type: none"> <li>PIN CONFIGURATION <ul style="list-style-type: none"> <li>Add PIN 1</li> </ul> </li> <li>Modify MARKING DRAWING <ul style="list-style-type: none"> <li>MPN24AD05-TU -&gt; MPX24AD05-TU X : Reference Part Number Define</li> <li>Port Number -&gt; Product Name</li> </ul> </li> <li>PACKING INFORMATION <ul style="list-style-type: none"> <li>PIN 1 · Top right corner -&gt; Top left corner</li> </ul> </li> </ol>
2014.12.17	05	PACKAGE OUTLINE DRAWING <ul style="list-style-type: none"> <li>END VIEW</li> </ul> Hmax. 7.4 -> 7±0.4
2015.01.06	06	<ol style="list-style-type: none"> <li>Modify MARKING DRAWING <ul style="list-style-type: none"> <li>Modify DRAWING</li> <li>Blue circle representation position of PIN1 -&gt; Circle representing position of PIN1</li> </ul> </li> <li>PACKING INFORMATION <ul style="list-style-type: none"> <li>Pulling direction -&gt; Pulling direction</li> </ul> </li> </ol>
2015.02.26	07	<ol style="list-style-type: none"> <li>Thermal Considerations: <ul style="list-style-type: none"> <li>Add Thermal Considerations</li> <li>Add Case Temperature Sensing Point</li> </ul> </li> <li>PACKAGE OUTLINE DRAWING <ul style="list-style-type: none"> <li>Tolerances:±0.2mm -&gt; General Tolerances:±0.2mm</li> <li>Modify Drawing , 15±0.1 * 15±0.1 → 15.00 * 15.00</li> </ul> </li> <li>Modify land pattern reference <ul style="list-style-type: none"> <li>Tolerances to the second decimal place.</li> </ul> </li> <li>PACKING INFORMATION</li> </ol>



		<ul style="list-style-type: none"><li>● PIN 1 , Top left corner -&gt; Top right corner</li></ul>
--	--	--